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a b s t r a c t
In this paper, we report a study to understand the fin width dependence on performance, variability and
reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and
metal gate. Our results indicate that with decreasing fin width the well-known performance improve-
ment in terms of sub-threshold swing and drain-induced barrier lowering are accompanied by a degra-
dation of the variability and the reliability. As a matter of fact fin width scaling causes (i) higher hot-
carrier degradation (HC) in nFinFETs owing to the higher charge carrier temperature for the same internal
stress voltages; (ii) worse negative bias temperature instability (NBTI) in pFinFETs due to the increased
contribution from the (1 1 0) surface; (iii) higher variability due to the non-uniform fin extension doping,
as highlighted by applying a novel characterization technique.
 2009 Elsevier B.V. All rights reserved.
1. Introduction
For the past few decades Moore’s Law has become the guiding
force for CMOS scaling [1]. As the MOSFET is shrunk down, the gate
controllability of the channel potential decreases due to a high lon-
gitudinal field from the drain, resulting in enhanced short-channel
effects (SCEs). Multi-gate MOSFETs (MuGFETs) have been consid-
ered to be promising candidates for future scaling of CMOS tech-
nologies into the sub 32 nm node. A variety of multi-gate device
architectures are currently being investigated including the Planar
Double Gate, FinFET, Tri-Gate or Gate-all-around structures [2–4].
Due to their 3D architecture a number of geometrical parameters
are involved in MuGFET optimization thus making the MuGFET de-
sign a very challenging task. In particular, one of the fundamental
geometrical parameters of FinFET is its patterned fin width, which
needs to be smaller than the gate length for acceptable short chan-
nel performance [5]. Several papers have analyzed the perfor-
mance dependence on fin width by means of simulations and
measurements. It is well known that sub-threshold swing (SS)
and drain-induced barrier lowering (DIBL) improve in narrow nFin-
FETs [6,7]. On the other hand, it has been shown that parasitic
source/drain (S/D) resistance increases by decreasing the fin width
and that the Selective Epitaxial Growth (SEG) of Si on the S/D-HDD
regions is a potential solution for minimizing the parasitic S/D
resistance of narrow fin devices [8,9]. Also a few works have ad-
dressed the implications of fin width scaling on variability and reli-
ability. Xion and Bokor [10] studied through Monte Carlo
simulations the impact of variations of geometrical parameters
such as gate length, fin width, oxide thickness etc. on the SCEs
and they showed that variation in fin width is the most important
parameter to control from the overall device variation point of
view. Lee et al. studied negative bias temperature instability (NBTI)
in pFinFETs with standard SiO2 gate dielectric and observed a high-
er degradation in narrow fins [11].
However, there has so far been no systematic experimental
study to understand the dependence of performance, variability
and reliability on the fin width in FinFET devices. This work essen-
tially addresses this aspect for the case of n-type and p-type silicon
on insulator (SOI) triple-gate FinFETs with high-k and metal gate. A
novel characterization technique for doping profile variation along
the fin height is also proposed.
2. Experimental details
The experiments were performed on SOI FinFETs with fin height
of 60 nm, fin length of 50 nm (except for the mobility measure-
ments where we used FinFETs with length of 10 lm), fin width
varying from 25 to 75 nm, bulk oxide thickness (tBOX) of 145 nm
and background doping of 1015 cm3. Fin corner rounding was em-
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ployed using H2 annealing, followed by ALD deposition of HfSiON
(50%) and PVD deposition of TiN metal electrode. Equivalent oxide
thickness (EOT) is about 1.9 nm. Gate stack deposition was then
followed by source/drain extension implant, spacer formation,
HDD implants and nickel silicidation. Fig. 1 is a TEM image of the
fin after gate patterning. The device electrical characterization
was done using a Keithley 4200 semiconductor characterization
system and an HP4284 LCR meter. All measurements were done
at room temperature unless stated otherwise. Mobility data have
been extracted by using the split CV technique.
3. Results and discussion
3.1. Performance
The devices show ON currents (VOV = 1 V, VDS = 1.2 V) up to
1.5 mA/lm and OFF currents (VGS = 0 V, VDS = 1.2 V) of 2 nA/lm
as shown in Fig. 2 [12]. A significant improvement in SS and DIBL
is obtained by decreasing the fin width for both types of FinFETs,
as reported in Fig. 3. Values as low as 67 mV/dec were observed
for SS, which can be attributed to low doping levels in the fin
and to the better gate control in these devices. Close to ideal values
for SS and acceptable short channel performance can be achieved
by scaling the fins down to 25 nm [13].
The fractional contribution of (1 0 0) plane gets modified with
fin width. While the electron mobility is higher on the (1 0 0) sur-
face in comparison to the (1 1 0) one, the hole mobility has the
opposite trend. As a result, increasing the fin width, the overall car-
rier mobility enhances for nFinFETs and decreases for pFinFETs
(Fig. 4). It is worth noting that the absolute change in mobility is
more evident in nFinFETs than the pFinFETs. Furthermore we can
observe that the strong mobility variation in nFinFET at low inver-
sion charge densities can be mainly ascribed to a change in the
coulomb and phonon scattering rates.
3.2. Variability
Fig. 5 shows the ID–VG curves of nFinFET with gate length
LG = 50 nm, fin width WFin = 25 nm and fin height HFin = 60 nm,
biased with VDS = 50 mV and VBG swept from 40 V to +40 V. It
can be seen that ID–VG curve shows a strong dependence on the
back gate bias for VG values greater than VT [14]. This implies that
with increased negative value of VBG, the S/D series resistance RSD
is modulated owing to the depletion of bottom portion of the
doped fin region. Fig. 6(a) shows one half of the fin extension re-
Fig. 1. A cross sectional TEM image of the fin after gate patterning.
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gion of the FinFET device (which is the region of importance here).
When the back gate voltage is negative, the bottom portion of the
fin region gets depleted. This actually affects the S/D series resis-
tance and modulates the drain current. Full 3D process and device
simulations have been carried out to study this effect in detail
using the calibrated TCAD tool set [15–17]. Fig. 6(b) shows the
3D view showing the bottom depletion, validating our hypothesis.
The extension region with the BOX constitutes a structure very
similar to the MOS capacitor. Here the influence of VDS is minimal
as measurement is taken at VDS = 50 mV. Using a first order model
for the depleted region, (as shown in Fig. 6(a)) we can get the fol-
lowing equation
RSDMIN
RSDðVBGÞ ¼ 1
hDðVBGÞ
HFin
ð1Þ
where hD is the height of the depleted bottom portion of the exten-
sion region, RSDMIN is the minimum S/D resistance when there is no
depletion in the fin extensions. In the depletion approximation we
can write the following expression
VBG ¼ V fb þWS þ
ffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffiffi
2esqNaWS
p
CBOX
ð2Þ
Eliminating Ws from Eq. (2) in terms of hD, and subsequently differ-
entiating it, we get
Na ¼ 1
q hDes þ 1CBOX
 
dhD
dVBG
  ð3Þ
where Na is the average doping in the depletion width correspond-
ing to a voltage VBG By plotting the Na at different values of hD (i.e.
corresponding to different VBG), which are very closely packed, we
can get an estimate of the actual bottom doping profile. The method
is sufficient enough to characterize the bottom fin doping, which is
crucial in real devices as the fin extension top portion will always be
more heavily doped. This illustrates that this method can be easily
used to characterize the bottom fin doping from simple ID–VG mea-
surements. The method can be extended to any arbitrary doping
profiles such as Gaussian, by suitably modifying the Eq. (2). For
any arbitrary doping profile where no closed form solution for wS
is available, the same method can be applied by numerically solving
the equations. The extracted doping profiles along the height of the
fin (from the bottom fin region) are shown in Fig. 7. Here we can see
that the extension region doping depends on the fin width and it
shows a significant variation along the height of the fin for narrower
fins. The non-uniformity can be particularly important for the
matching performance of FinFETs. The variability induced by the
channel doping is expected to be very low because of low doping
in the fin. In Fig. 8, we show how the relative standard deviation
in ION, for the set of 10 devices, depends on the fin width. In partic-
ular, the variability of FinFET devices increases when the fin width
approaches around 40 nm. This experimental observation is in
agreement with the results shown in Ref. [18]. Several works
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Fig. 5. ID–VG measurement of nFinFET with LG = 50 nm, WFin = 25 nm and
HFin = 60 nm, showing the sensitivity of ION on the back gate voltage (40 V
to +40 V) with tBOX = 145 nm.
Fig. 6. (a) Cross section of one half of the FinFET (including extension region)
showing the depletion of fin extension, due to back gate. (b) 3D perspective view of
the carrier distribution in the FinFET structure at VBG = 40 V showing the depletion
of carriers in the bottom of fin.
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[18,19] have shown how the line width roughness can become the
main source of variability in FinFET devices where the channel is
lowly doped and the fin width is extremely reduced. However,
based on the previous doping profile study, the higher ION variabil-
ity observed for the narrow fin could be partially attributed to the
non-uniformity in the extension region.
3.3. Reliability
A smaller hot-carrier (HC) degradation is observed in nFinFETs
with narrow fins stressed at VG = VD (see Fig. 9). A question arises
as to whether this improvement in HC lifetime is real due to an
intrinsic higher robustness against HC or it is apparent due to the
higher S/D series resistance [8,9]. In order to answer to this ques-
tion, we repeated the HC measurements for the same values of
the internal gate and drain voltages VGint = VDint:
VGint ¼ VG  RSD2 ID
VDint ¼ VD  RSDID
(
ð4Þ
where RSD is the sum of the source and the drain series resistances,
which have been assumed equals. As shown in Fig. 10, once we re-
move the effects of S/D series resistance, the opposite trend is ob-
served. To understand this experimental observation, we
performed 2D Medici device simulations of double gate nMOSFETs
with physical characteristics similar to the triple-gate device used
in experiments. Although the use of 2D simulations cannot repro-
duce well the impact of corner injection in triple-gate devices, we
preferred to keep the analysis simple in order to obtain a qualitative
comparison with experiments. The simulated structures have an
SiO2 gate oxide thickness of 1.9 nm, a body doping of 1015 cm3, a
gate length of 50 nm and different fin widths ranging from 20 nm
to 80 nm. The simulated gate current, calculated through the Lucky
Electron Model, and the maximum electron temperature along the
channel are plotted in Fig. 11. The higher gate injection for thinner
fin width is caused by the higher electron temperature at the drain
side and a reduced effective barrier height. Due to the reduced
short-channel effects for thinner fin width, the potential can vary
in a shorter region close to the drain, which causes a higher maxi-
mum electric field and a higher maximum carrier temperature.
Let us note that the device is fully depleted because of the low bulk
doping, so that a thinner width causes a lower gate oxide voltage
drop and a lower injection field. Simulation and experiments show
that this effect is negligible with respect to the higher electron tem-
perature which causes a higher HC degradation.
A larger NBTI degradation is observed in pFinFETs with narrow
fins (see Figs. 12 and 13). A similar result has been already reported
for pFinFETs with standard SiO2 gate dielectric by Lee et al. [11],
thus suggesting that the NBTI worsening in narrow fins is not re-
lated to a particular type of gate stack. Results shown in Figs. 12
and 13 are consistent with the fact that the sidewall channel of
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(1 1 0) Si surface has more dangling bonds and it is therefore ex-
pected that there is a higher concentration of bonded hydrogen
after passivation at this interface as compared to the (1 0 0) top-
side orientation [20]. Moreover, as suggested in [11], the larger
NBTI in narrow fins can be also caused by the higher hole concen-
tration at the interface between the fin and the gate dielectric.
4. Conclusion
We reported a study of the implications of the fin width scaling
on performance, variability and reliability in n-type and p-type SOI
triple-gate FinFETs with high-k and metal gate. This work shows
that with decreasing fin width the well-known performance
improvement in terms of sub-threshold swing and drain-induced
barrier lowering are accompanied by a degradation of the variabil-
ity and the reliability. Fin width scaling negatively affects the var-
iability due to the non-uniform doping profile of the fin extension
regions, as highlighted with a novel characterization technique.
We have shown that the apparent higher robustness against HC
observed in narrow nFinFETs for the same applied external stress
voltages is due to a higher series resistance. Once we remove the
effects of the series resistance by applying the same internal stress
voltages, the opposite trend is observed. This observation is as-
cribed to the higher charge carrier temperature in narrow fins as
confirmed by numerical 2D simulations. NBTI in pFinFETs gets
worse with decreasing fin width, owing to the relative contribu-
tions from the (1 0 0) and the (1 1 0) planes and to the increased
hole concentration at the interface between the fin and the gate
dielectric. These drawbacks could ultimately limit the fin width
scaling, which is a very important consideration from the device
design point of view.
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